Vivekananda College of Engineering & Technology, Puttur [A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®] Affiliated to VTU, Belagavi & Approved by AICTE New Delhi

CRM08

Rev 110

11-01-2021

CONTINUOUS INTERNAL EVALUATION- 3

Dept:ECE Sem / Div:5 ECE

Sub:Verilog HDL

S Code:18EC56

Date: 15-01-2021

Time:2:30 - 4:00PM

Max Marks: 50

Elective:N

Note: Answer any 2 full questions, choosing one full question from each part.

QN	Questions	Marks	RB	CO
	PART A	12.44.14.5	IXI)	CO.
1 a	Bring out the difference between task and functions	8	L3	CO4
	Write a verilog program to call a function called calc_parity computes the parity of a 32 bit data,[31-0] data and display of even parity message.	odd or	L3	CO4
c	What is parameter overriding and why it is needed? Discuss diftechniques of parameter overriding with an example for each	ferent 9	L2	CO4
	OR			
	Explain force and release statement with an example. How different from assign.	is it 9	L2	CO4
b	Discuss the system tasks related to files	6	L2	CO4
c	With a neat flow chart explain computer aided logic syn process.	thesis 10	L2	CO4
	PART B			
3 a	Define the term logic synthesis.	5	L2	CO4
ь	What will the following statement translate to when run on a synthesis tool.	logic 10	L.2	CO4
	 i. assign y=(a&b) (c & d) where out,a,b,c,d are 3 bit vecto ii. if(s) 	rs		
	out=i1;			
	else out=j();			
С	With a neat flow chart explain logic synthesis flow from RT Gates	L to 10	L2	CO4
	OR			
	With a example program explain conditional compilation conditional execution.		L3	CO4
	With a example explain the use of input and output argumen tasks,	ts in 8	L3	CO4
c	Explain the syntax of task declaration and invocation.	5	L2	CO4

·hat-HOD